System - Level Design Space Exploration of Reconfigurable Architectures
نویسندگان
چکیده
R econfigurable architectures are becoming increasingly popular as they bear a promise of combining the flexibility of software with the performance of hardware. Nevertheless, such architectures are subject to numerous constraints, such as performance, memory requirements, chip area, and power consumption. To create an efficient design, performing Design Space Exploration (DSE) at various stages is essential in order to effectively appraise several design alternatives. DSE at early design stages facilitates designers in rapid performance evaluation of different parameters, such as architectural characteristics, application-to-architecture mappings, scheduling policies, and hardware-software partitionings. DSE methodologies help traversing (typically) huge design spaces efficiently, thus performing DSE at a high level of abstraction facilitates design decisions to be made at very early design stages, which can significantly reduce the overall design time of a system. Towards this goal, in this dissertation, we develop a generic system-level framework, called rSesame, in order to perform modeling and simulation of dynamically reconfigurable architectures at early design stages. The framework can be deployed as a standard modeling and simulation framework for performing system-level DSE to explore several design parameters, while designing dynamically reconfigurable architectures. Performing runtime evaluations together with static explorations, enables reconfigurable architectures to be more efficient in terms of several design constraints. As a result, the rSesame framework combines both static and runtime explorations in order to facilitate system-level DSE of reconfigurable architectures with respect to architectural exploration, hardware-software partitioning and task mapping/scheduling. We deployed the rSesame framework to evaluate the Molen reconfigurable architecture by assessing and evaluating a wide range of applicationto-architecture-mappings. These mappings are evaluated based on different
منابع مشابه
Design and Evaluation of a Coarse-Grained Reconfigurable Architecture
Coarse-grained reconfigurable architectures have become more attractive with the increasing requirement of more flexibility and higher performance in embedded systems design. In this paper, we suggest a design space exploration flow that enables effective optimization of reconfigurable architectures through SystemC Modeling. In the suggested flow, application-to-architecture mapping process tri...
متن کاملTowards System Level Runtime Design Space Exploration of Reconfigurable Architectures
The ever increasing intricacy of the systems and the increasing use of reconfigurble heterogeneous devices significantly enlarges the design complexity of the modern embedded systems. As a result, to create a good design, it is essential to perform Design Space Exploration(DSE) at various design levels in order to evaluate several design choices. DSE at early design stages helps designers to sy...
متن کاملFast Design Space Exploration Method for Reconfigurable Architectures
In this paper we propose an original and fast design space exploration method targeting reconfigurable architectures. This method takes place during the first steps of a design flow that works at the algorithmic level. It uses as input a high level specification of the application and is based on a functional model to describe the architectures to compare. This paper describes the projection st...
متن کاملSystem-Level Design Space Exploration of Dynamic Reconfigurable Architectures
One of the major challenges of designing heterogeneous reconfigurable systems is to obtain the maximum system performance with efficient utilization of the reconfigurable logic resources. To accomplish this, it is essential to perform design space exploration (DSE) at the early design stages. System-level simulation is used to estimate the performance of the system and to make early decisions o...
متن کاملFast prototyping of reconfigurable architectures from a C program
Rapid evaluation and design space exploration at the algorithmic level are important issues in the design cycle. In this paper we propose an original area vs delay estimation methodology that targets reconfigurable architectures. Two main steps compose the estimation flow: i) the structural estimation which is technological independent and performs an automatic design space exploration and ii) ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011